Shahnawaz Khan, Prabhat Pandey
This paper proposes the design of a 32 bit RISC (Reduced Instruction Set Computer) processor. The design helps to improve the speed of the processor and to give the higher performance of the processor. It has 5 stages of pipeline viz. instruction fetch, instruction decode, instruction execute, memor...
Lakhvinder Singh, Preeti Khurana
Harmonics are a topic of growing interest due to the many and varied effects they cause in electrical distribution networks especially in power transformer. Harmonics also cause an imbalance between power generation and load to be served, interference with measurement, protection, control and which ...
Gursimranjit Singh, Lakhvinder Singh
Nitesh Tyagi, Shivangini Morya
Cooperative communications can be extremely proficient in combating fading multipath channels and enhance scope with complexity and cost. Furthermore, there is also a possibility of improving the performance of cooperative communication by optimal relay selection strategies. In a basic cooperative ...
Varsha Patel, Ashish Tiwari
This paper aims to collect, map and model elements that will lead to the finding of phishing URL automatically, for this purpose data mining is used as basic tools, in this sense, it is considered that the existing patterns in a URL make it possible to distinguish the legitimate link for pages, the ...
Call for Submissions
IJDACR accepts submissions on a rolling basis. Authors are advised to consult the preparation guidelines and scope documentation prior to submission.
Submissions are subject to editorial screening and peer review. Submission does not guarantee acceptance.